Latest Post

VLSI - Verilog Programming

Three main programming techniques in VLSI Programming are :

1. Gate Level Modelling
2. Data-flow Modelling
-----------------------------------------------------------------

Here you can find Verilog programs of standard Logic Gates, Converter Circuits, Multiplexers, Encoders, Decoders, etc.

Verilog Gate Level Modelling / Structural Modelling:

Verilog Program for AND Gate (Structural / Gate Level Modelling)

Verilog Program for OR Gate (Structural / Gate Level Modelling)

Verilog Program for NOT Gate (Structural / Gate Level Modelling)

Verilog Program for NAND Gate (Structural / Gate Level Modelling)

Verilog Program for NOR Gate (Structural / Gate Level Modelling)

Verilog Program for XOR Gate (Structural / Gate Level Modelling)

Verilog Program for XNOR Gate (Structural / Gate Level Modelling) 

Verilog Program for Half Adder (Structural / Gate Level Modelling)

Verilog Program for Full Adder (Structural / Gate Level Modelling)

Verilog Program for Half Subtractor (Structural / Gate Level Modelling)

Verilog Program for Full Subtractor (Structural / Gate Level Modelling)

Verilog Program for 4-1 MUX (Structural / Gate Level Modelling)

Verilog Program for Binary to Gray Converter (Structural / Gate Level Modelling)

Verilog Program for 2-4 Decoder (Structural / Gate Level Modelling)

Verilog Program for 3-8 Decoder (Structural / Gate Level Modelling)

Verilog Program for 4-2 Encoder (Structural / Gate Level Modelling)



Verilog Dataflow Modelling:

Dataflow Modelling Verilog Codes for Logic Gates: 

Logic Gates

Dataflow Modelling Verilog Codes for Adder and Subtractor:

Half Adder and Full Adder
Half Subtractor
Full Subtractor 
4 Bit Full Adder with Carry Select 

Dataflow Modelling Verilog Codes for Multiplexer and Demultiplexer:

2 to 1 MUX 
4 to 1 MUX
8 to 1 MUX
1 to 2 DEMUX 

Dataflow Modelling Verilog Codes for Logic Converter:

Gray Code to Binary Code Converter
Binary Code to Gray Code Converter
BCD Code to Excess 3 Code Converter
Excess 3 to BCD Code Converter 

Dataflow Modelling Verilog Codes for Logic Decoders and Encoders:

2 to 4 Line Decoder
4 to 2 Encoder

Dataflow Modelling Verilog Codes for Logic Comparators: 

2 Bit Magnitude Comparator


Behavioral Modelling Verilog Codes:

Behavioral Modelling Verilog Codes for Logic Gates:

AND Gate
OR Gate
NOT Gate
NAND Gate
NOR Gate
XNOR Gate
XOR Gate

Behavioral Modelling Verilog Codes for Adder and Subtractor:

Half Adder
Full Adder
Half Subtractor
Full Subtractor
4 Bit Full Subtractor
4 Bit Full Adder

Behavioral Modelling Verilog Codes for Logic Multiplexer and Demultiplexer:

4 to 1 MUX
2 to 1 MUX
8 to 1 MUX 
1 to 4 DMUX
1 to 2 DMUX
1 to 8 DMUX

Behavioral Modelling Verilog Codes for Logic Encoders and Decoders:

3 to 8 Decoder
2 to 4 Decoder
8 to 3 Encoder
4 to 2 Encoder
8 to 3 Priority Encoder 

Behavioral Modelling Verilog Codes for Comparators:

1 Bit Magnitude Comparator
2 Bit Magnitude Comparator
3 Bit Magnitude Comparator 
4 Bit Magnitude Comparator  

Behavioral Modelling Verilog Codes for Converters:

Binary to Gray Converter
Gray to Binary Converter

Behavioral Modelling Verilog Codes for Flip-Flops:

D Flip Flop
T Flip Flop
JK Flip Flop
SR Flip Flop

Behavioral Modelling Verilog Codes for Counters:

4 Bit Counter
BCD Counter (MOD 10 Counter)

Verilog Codes for User Defined Premitives:

UDP of AND Gate
UDP of OR Gate
UDP of D Flip Flop


More Coming Soon...

Comments

Post a Comment

Popular posts from this blog

VLSI: BCD to Excess 3 and Excess 3 to BCD Dataflow Modelling

Image
module bcd_ex3_Dataflow(     input a,     input b,     input c,     input d,     output w,     output x,     output y,     output z     ); assign w = (a | (b & c) | (b & d)); assign x = (((~b) & c) | ((~b) & d) | (b & (~c) & (~d))); assign y = ((c & d) | ((~c) & (~d))); assign z = ~d; endmodule Excess 3 to BCD: module ex3_to_bcd(     input w,     input x,     input y,     input z,     output a,     output b,     output c,     output d     ); assign a = ((w & x) | (w & y & z)); assign b = (((~x) & (~y)) | ((~x) & (~z)) | (x & y & z)); assign c = (((~y) & z) | (y & (~z))); assign d = ~z; endmodule
Read more

VLSI: 1-4 DEMUX (Demultiplexer) Dataflow Modelling with Testbench

Image
Verilog Code for 1-4 DEMUX Dataflow Modelling module demux_1_to_4(     input d,     input s0,     input s1,     output y0,     output y1,     output y2,     output y3     ); assign s1n = ~ s1; assign s0n = ~ s0; assign y0 = d& s0n & s1n; assign y1 = d & s0 & s1n; assign y2 = d & s0n & s1; assign y3 = d & s0 & s1; endmodule //Testbench code for 1-4 DEMUX Dataflow Modelling initial begin                              // Initialize Inputs ...
Read more

Verilog: 2 - 4 Decoder Structural/Gate Level Modelling with Testbench

Image
Verilog Code for 2-4 Decoder Structural/Gate Level Modelling 2-4 Line Decoder module  decoder_2_to_4(      input  a0,      input  a1,      output  d0,      output  d1,      output  d2,      output  d3     );                 not (an0,a0),(an1,a1);                 and (d0,an0,an1),(d1,a0,an1),(d2,an0,a1),(d3,a0,a1); endmodule //Testbench code for 2-4 Decoder Structural/Gate Level Modelling initial  begin // Initialize Inputs a0 = 0;a1 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a0=1;a1=0; #100; a0=0;a1=1; #100; a0=1;a1=1; end Output: Verilog 2-4 Decoder Response Other Verilog Programs: Go to Index of  Verilog Prog...
Read more

Verilog: 4 to 2 Encoder Behavioral Modelling using Case Statement with Testbench Code

Image
Verilog Code for 4 to 2 Encoder Behavioral Modelling using Case Statement with Testbench Code module 4_2_ENC(      input [3:0]din,      output [1:0]dout      ); reg [1:0]dout; always @ (din) case (din)     1 : dout[0] = 0;      2 : dout[1] = 1;      4 : dout[2] = 2;      8 : dout[3] = 3;       default : dout = 2’bxx; endcase endmodule //Testbench code for 4 to 2 Encoder Behavioral Modelling using Case Statement initial  begin // Initialize Inputs   din = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here   #100; din=1;  #100; din=2;  #100; din=4;  #100; din=8; end initial begin  #100   $monitor (“ din=%b, dout=%b”, din, dout);  end  endmodule Xillinx Output: 4 - 2 Encoder Behavioral Modelling Verilog Response
Read more

VLSI: 2 Bit Magnitude Comparator Dataflow Modelling

Image
module mag_comp2bit(     input a0,     input a1,     input b0,     input b1,     output p,   // p = (a < b)     output r,     // r = (a > b)     output q     // q = (a = b)     ); assign q = ((~a1) ^ (b1)) & (a0 & b0); assign p = (((~a1) & b1) | (b0 & (~a0) & (~a1)) | ((~a0) & b1 & b0)); assign r = ((a1 & (~b1)) | ((~b0) & a1 & a0) | (a0 & (~b1) & (~b0))); endmodule
Read more