Verilog: 1to 8 DeMultiplexer (1-8 DEMUX) Dataflow Modelling with Testbench Code

 Verilog Code for 1 to 8 DeMultiplexer Dataflow Modelling

module demux_1_to_8(
input d,
input s0,
input s1,
input s2,
output y0,
output y1,
output y2,
output y3,
output y4,
output y5,
output y6,
output y7 );

assign s0n = ~ s0;
assign s1n = ~ s1;
assign s2n = ~ s2; 
assign y0 = d & s0n & s1n & s2n;
assign y1 = d & s0 & s1n & s2n;
assign y2 = d & s0n & s1 & s2n;
assign y3 = d & s0 & s1 & s2n;
assign y4 = d & s0n & s1n & s2;
assign y5 = d & s0 & s1n & s2;
assign y6 = d & s0n & s1 & s2;
assign y7 = d & s0 & s1 & s2;
 
endmodule
//Testbench code for 1-8 DEMUX Dataflow Modelling
initial begin

// Initialize Inputs
d = 0;s0 = 0;s1 = 0;s2 = 0;
// Wait 100 ns for global reset to finish
#100;
// Add stimulus here
#100; d = 1;s0 = 0;s1 = 0;s2 = 0;
#100; d = 1;s0 = 1;s1 = 0;s2 = 0;
#100; d = 1;s0 = 0;s1 = 1;s2 = 0;
#100; d = 1;s0 = 1;s1 = 1;s2 = 0;
#100; d = 1;s0 = 0;s1 = 0;s2 = 1;
#100; d = 1;s0 = 1;s1 = 0;s2 = 1;
#100; d = 1;s0 = 0;s1 = 1;s2 = 1;
#100; d = 1;s0 = 1;s1 = 1;s2 = 1;
end 

Xillinx Output:

 

1-8 DEMUX Verilog Coding Dataflow Modelling

Also See:

List of Verilog Programs