Verilog: User Defined Primitives (UDP) of OR Gate

Verilog Code for User Defined Primitives of OR Gate

primitive udp_or(
    input a, b,
    output c
    );
table 
//a b : c
 1 ? : 1;
 ? 1 : 1;
 0 0 : 0;
 0 x : x;
 x 0 : x;
endtable 
endprimitive

Also See:

List of Verilog Programs