Verilog: User Defined Premitives (UDP) of AND Gate

Verilog Code for User Defined Primitives of AND Gate

primitive udp_and(
    input a, b,
    output out
    );
table 
//a b : out 
-------------- 
  0 0 : 0; 
  0 1 : 0; 
  1 0 : 0; 
  1 1 : 1; 
endtable 
endprimitive

Also See:

List of Verilog Programs