Latest Post

VLSI: NOT gate Dataflow Modelling with Testbench

Verilog Code for NOT gate Dataflow Modelling

module NOTgate(
    input a,
    output c
    );
assign c = ~a;
endmodule

//Testbench code for NOT gate Dataflow Modelling

initial begin
              // Initialize Inputs
              a = 0;

              // Wait 100 ns for global reset to finish
              #100 a = 0;
              #100 a = 1; 
 end

Output:
VLSI: NOT gate Dataflow Modelling with Testbench

Comments

Popular posts from this blog

Full Subtractor Verilog Code in Structural/Gate Level Modelling with Testbench

VLSI: 1-4 DEMUX (Demultiplexer) Dataflow Modelling with Testbench

VLSI: Half Subtractor and Full Subtractor Gate Level Modelling

VLSI: 8-3 Encoder Dataflow Modelling with Testbench

VLSI: 4-1 MUX Dataflow Modelling with Testbench