Optimization: Newton Raphson Method
Newton Raphson Method Algorithm in C
#include<stdio.h>#include<conio.h>
#include<math.h>
#include<stdlib.h>
float myFun(float x);
int main()
{
float e = 0.01,a,aw = 0,bw = 1,Lw,b,x1,x2,fxa,fxb,fxz,z,j=0;
int i=1,k;
float x[100],dx[100],fdx[100],fddx[100];
x[1] = 1;
dx[1] = (x[i]*1)/100;
begin:
if(j<100)
{
dx[i] = (x[i]*1)/100;
fdx[i] = ((myFun(x[i] + dx[i])) - (myFun(x[i] - dx[i])))/(2*dx[i]);
fddx[i] = ((myFun(x[i] + dx[i])) - (2*myFun(x[i])) + (myFun(x[i] - dx[i])))/(dx[i]*dx[i]);
printf("\nf'(%d) = %.4f",i,fdx[i]);
printf("\nf''(%d) = %.4f",i,fddx[i]);
k = i+1;
x[k] = (x[i] - (fdx[i] / fddx[i]));
printf("\n\nf(%d) = %.4f",k,x[k]);
dx[k] = (x[k]*1)/100;
fdx[k] = ((myFun(x[k] + dx[k])) - (myFun(x[k] - dx[k])))/(2*dx[k]);
if (fdx[k] < 0)
{
fdx[k] = ((-1)*fdx[k]);
}
if (fdx[k] > e)
{
j = j + 1;
i = i + 1;
goto begin;
}
else
{
printf("\n\nf'(%d) = %.9f is Less than termination factor e = %.3f",k,fdx[k],e);
goto end;
}
}
end:
return 0;
}
float myFun(float x) {
float y;
y = ((x*x)+(54/x));
return y; // return statement
}
Output:
 |
| Newton Raphson Method |
Popular posts from this blog
Samir Palnitkar Solution Manual Free Download PDF of Verilog HDL
This is a solution guide to the exercises of the book "The Solution Manual of the Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar". Following are the Solutions to Solution Manual on Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar , exercises of all chapters in the book. Chapter 1 ----------------- No Exercises ---------------- Chapter 2 : Hierarchical Modeling Concepts Chapter 3 : Basic Concepts Chapter 4 : Modules and Ports Chapter 5: Gate-level Modeling Chapter 6 : Dataflow Modeling Chapter 7 : Behavioral Modeling Chapter 8 : Tasks and Functions Download Solution Manual: Click on this link (Mega.nz Link) [Solution Manual to Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar] Preview of Solution Manual: For Verilog Programs: Go to Index of Verilog Programming Tags: Verilog HDL solutio...
VLSI: 8-3 Encoder Dataflow Modelling with Testbench
Verilog Code for 8-3 Encoder Dataflow Modelling module encoder_8_to_3( input d0, input d1, input d2, input d3, input d4, input d5, input d6, input d7, output q0, output q1, output q2 ); assign q0 = ( d1 | d3 | d5 | d7 ); assign q1 = ( d2 | d3 | d6 | d7 ); assign q2 = ( d4 | d6 | d5 | d7 ); endmodule //Testbench code for 8-3 Encoder Dataflow Modelling initial begin ...
VLSI: 4-1 MUX Dataflow Modelling with Testbench
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; ...
Verilog: 4 - 2 Encoder Structural/Gate Level Modelling with Testbench
Verilog Code for 4-2 Encoder Structural/Gate Level Modelling module encode_4_to_2( input d0,d1,d2,d3, output a0,a1 ); wire x,y,z; not g1(x,d2); and g2(y,x,d1); or g3(a0,y,d3); or g4(a1,d2,d3); endmodule //Testbench code for 4-2 Encoder Structural/Gate Level Modelling initial begin // Initialize Inputs d0 = 1;d1 = 0;d2 = 0;d3 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;d0 = 0;d1 = 1;d2 = 0;d3 = 0; #100;d0 = 0;d1 = 0;d2 = 1;d3 = 0; #100;d0 = 0;d1 = 0;d2 = 0;d3 = 1; end Output: Verilog 4-2 Encoder Response Other Verilog Programs: Go to Index of Verilog Programming
1 to 4 DEMUX (Demultiplexer) Verilog CodeStructural/Gate Level Modelling with Testbench
Verilog Code for 1 to 4 DEMUX Structural/Gate Level Modelling 1-4 DEMUX module demux_1_to_4( input d, input s0, input s1, output y0, output y1, output y2, output y3 ); not(s1n,s1),(s0n,s0); and(y0,d,s0n,s1n),(y1,d,s0,s1n),(y2,d,s0n,s1),(y3,d,s0,s1); endmodule //Testbench code for 1 to 4 DEMUX Structural/Gate Level Modelling initial begin // Initialize Inputs d = 1; s0 = 0; s1 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;d = 1;s0 = 1;s1 = 0; #100;d = 1;s0 = ...
Comments
Post a Comment