Latest Post

Space Facts: Part 5 - Amazing Moons, Ultra Dark Galaxies, Moon quakes

-

1. Amazing Moons:

Ganymede, Europa and Callisto are moons of Jupiter where it is believed that these moons contain Frozen Water. Enceladeus moon of Saturn is believed to have Hot Water springs on its surface due to very high surface temperature of moon.

2. Ultra Dark Galaxy:

800 ultra dark galaxies are found in Coma Cluster of Galaxies. Coma Cluster contains only 1/1000 times the stars than that of our galaxy. The component visible matter, such as stars is only 1% of total mass of each galaxy, the rest mass is made up of Dark Matter.

Blackhole of 140 Million times the mass of Sun is discovered in NGC 1097 Galaxy.

3. What are Moon-quakes ?

By studying the scientific data from Chandrayaan 1 mission of ISRO, scientists belive that the crust of moon is also made up of plates just like Earth.
Earlier NASA scientists believed that Moon-quakes were caused by rocks beneath the surface of moon. The temperature difference of day and night of Moon is very high due to negligible Moon Atmosphere. This high temperature difference creates cracks in rocks, after long period of time the cracks widens and rocks break, resulting in Moon-Quakes.

Comments

Post a Comment

Popular posts from this blog

VLSI: 1-4 DEMUX (Demultiplexer) Dataflow Modelling with Testbench

-
Image
Verilog Code for 1-4 DEMUX Dataflow Modelling module demux_1_to_4(     input d,     input s0,     input s1,     output y0,     output y1,     output y2,     output y3     ); assign s1n = ~ s1; assign s0n = ~ s0; assign y0 = d& s0n & s1n; assign y1 = d & s0 & s1n; assign y2 = d & s0n & s1; assign y3 = d & s0 & s1; endmodule //Testbench code for 1-4 DEMUX Dataflow Modelling initial begin                              // Initialize Inputs ...
Read more

VLSI: 4-1 MUX Dataflow Modelling with Testbench

-
Image
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin                              // Initialize Inputs                              a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0;        ...
Read more

Verilog: 4 Bit Counter Behavioral Modelling using If Else Statement

-
Image
Verilog Code for 4 Bit Counter Behavioral Modelling using If Else Statement module 4_bit_Count(      input clock, reset,      output [3:0]dout     ); reg [3:0]dout;  initial dout = 0;   always @ (posedge (clock))    begin            if (reset)                 dout <= 0;            else                dout <= dout + 1;     end endmodule Xillinx Output: 4 Bit Counter Behavioral Modelling Response   Also See: List of Verilog Programs
Read more

VLSI: 3-8 Decoder Dataflow Modelling with Testbench

-
Image
Verilog Code for 3-8 Decoder Dataflow Modelling module decoder3_to_8(     input x,     input y,     input z,     output d0,     output d1,     output d2,     output d3,     output d4,     output d5,     output d6,     output d7     ); assign d0 = xn & yn & zn; assign d1 = xn & yn & z; assign d2 = xn & y & zn; assign d3 = xn & y & z; assign d4 = x & yn & z; assign d5 = x & yn & z; assign d6 = x & y & zn; assign d7 = x & y & z; assign xn = ~ x; assign yn = ~ y; assign zn = ~ z; endmodule //Testbench code for 3-8 Decoder Dataflow Modelling ...
Read more

Full Subtractor Verilog Code in Structural/Gate Level Modelling with Testbench

-
Image
Verilog Code for Full Subtractor Structural/Gate Level Modelling module  full_sub(borrow,diff,a,b,c); output  borrow,diff; input  a,b,c; wire w1,w4,w5,w6; xor (diff,a,b,c); not n1(w1,a); and a1(w4,w1,b); and a2(w5,w1,c); and a3(w6,b,c); or o1(borrow,w4,w5,w6); endmodule //Testbench code for Full Subtractor Structural/Gate Level Modelling initial  begin // Initialize Inputs a = 0; b = 0; c = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a = 0;b = 0;c = 1; #100; a = 0;b = 1;c = 0; #100; a = 0;b = 1;c = 1; #100; a = 1;b = 0;c = 0; #100; a = 1;b = 0;c = 1; #100; a = 1;b = 1;c = 0; #100; a = 1;b = 1;c = 1; end Output: RTL Schematic: Full Subtractor Verilog Other Verilog Programs: Go to Index of  Verilog Programming
Read more