International Space Station: A Space Tour
ISS or International Space Station is a space-station orbiting Earth 400 Km above the sea level with speed 27000 Km/hr. It is a joint project of countries like USA, Russia, Japan, ESA and CSA. ISS completes one revolution around Earth in just 93 minutes. That means in 24 hours it takes 15 revolutions.
Weight: 400 tons
Breath: 109 m
Length: 73 m
ISS is divided in 2 parts, American Orbital Segment (USOS) and Russian Orbital Segment (ROS).
Let's take a look at different modules of ISS:
1. Destiny:
Destiny module is built by NASA. It is used for experiments and taking photos from 151 cm window.
2. Quest:
Quest module is constructed by NASA. Quest contains Airlock system, and is used for spacewalks. Quest also houses spacewalk devices and spacesuits, also used as resting place for Astronauts.
3. Peer and Poshk:
It ia a Russian docking module. This module contains 2 docking facility and auto fuel transfer facility. Soyuz and Progros spacecrafts are docked to this module.
4. Kibo:
Kibo is biggest module of ISS developed by JAXA. Kibo is used for astronomy, biology, earth survey, developing new materials, biotechnology,etc. Kibo also has integrated X-RAY telescope. It's also provides facility to study plants and fish species.
5. Tranvility:
This module is developed by NASA. It contains life support systems and 6 berths. Tranvility is connected with Kupolo module from one side.
6. Zavezda:
Zavezda is a Russian module. It can be used as resting place for Astronauts. It can support 6 Astronauts in one module. Engines to give thrust to ISS are connected in Zavezda, as it is back module of ISS.
7. Columbus:
Columbus is developed by ESA. It contains laboratory for Genetics, Biology, Quantum Physics and Cosmology.
8. Kupolo:
Kupolo is developed by ESA, having 7 windows and facility to connect with other spacecraft. It has one robotic workstation and 80 cm window.
 |
| Space View from Kupolo ISS |
9. Harmony:
Harmony is built by NASA. Harmony contains 4 racks providing electric supply to space-station. Kibo and Columbus are connected with Harmony.
10. Zarya:
Zarya is Russian module used for storage purpose. Technically it acts as Cargo block. It weighs 19 tons and is connected with Unity module.
11. Unity:
Unity is NASA's first module. It provides life support systems, electric supply and resting place for Astronauts. This module has more than 60,000 mechanical items. Unity weighs 12 tons and has docking facility.
Popular posts from this blog
Shorte.st Review - Convert your Links to Money
Shorte.st is a link shortner service which allows users to shorten links as well as earn money by sharing your short links. As compared to Adfly, LinkShrink and other Link Shorter Shorte.st is more trustworthy with good features and proper payments. Shorte.st Review - How Shorte.st is better than other services? Shorte.st monetizes 5 views per IP in 24 hours. But I don't think it affects your earnings as nobody visits same link again and again within 24 hours. While many other link shortner services does not monetize first 3 views from every IP address. This affects you income to great extent. How to use Shorte.st? Almost anyone can use Shorte.st, specially the bloggers. Small bloggers cannot earn enough money from there websites, due to low traffic and approval rejection by Ad Networks which are traffic hungry. Shorte.st is best option for small bloggers. They can monetize each and every link on their website and also use website scripts of shorte.st to ...
Samir Palnitkar Solution Manual Free Download PDF of Verilog HDL
This is a solution guide to the exercises of the book "The Solution Manual of the Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar". Following are the Solutions to Solution Manual on Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar , exercises of all chapters in the book. Chapter 1 ----------------- No Exercises ---------------- Chapter 2 : Hierarchical Modeling Concepts Chapter 3 : Basic Concepts Chapter 4 : Modules and Ports Chapter 5: Gate-level Modeling Chapter 6 : Dataflow Modeling Chapter 7 : Behavioral Modeling Chapter 8 : Tasks and Functions Download Solution Manual: Click on this link (Mega.nz Link) [Solution Manual to Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar] Preview of Solution Manual: For Verilog Programs: Go to Index of Verilog Programming Tags: Verilog HDL solutio...
VLSI: 8-3 Encoder Dataflow Modelling with Testbench
Verilog Code for 8-3 Encoder Dataflow Modelling module encoder_8_to_3( input d0, input d1, input d2, input d3, input d4, input d5, input d6, input d7, output q0, output q1, output q2 ); assign q0 = ( d1 | d3 | d5 | d7 ); assign q1 = ( d2 | d3 | d6 | d7 ); assign q2 = ( d4 | d6 | d5 | d7 ); endmodule //Testbench code for 8-3 Encoder Dataflow Modelling initial begin ...
VLSI: 4-1 MUX Dataflow Modelling with Testbench
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; ...
Full Subtractor Verilog Code in Structural/Gate Level Modelling with Testbench
Verilog Code for Full Subtractor Structural/Gate Level Modelling module full_sub(borrow,diff,a,b,c); output borrow,diff; input a,b,c; wire w1,w4,w5,w6; xor (diff,a,b,c); not n1(w1,a); and a1(w4,w1,b); and a2(w5,w1,c); and a3(w6,b,c); or o1(borrow,w4,w5,w6); endmodule //Testbench code for Full Subtractor Structural/Gate Level Modelling initial begin // Initialize Inputs a = 0; b = 0; c = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a = 0;b = 0;c = 1; #100; a = 0;b = 1;c = 0; #100; a = 0;b = 1;c = 1; #100; a = 1;b = 0;c = 0; #100; a = 1;b = 0;c = 1; #100; a = 1;b = 1;c = 0; #100; a = 1;b = 1;c = 1; end Output: RTL Schematic: Full Subtractor Verilog Other Verilog Programs: Go to Index of Verilog Programming
Comments
Post a Comment