Posts
Verilog: Binary to Gray Converter Behavioral Modelling using Case Statement with Testbench Code
Verilog Code for Binary to Gray Converter Behavioral Modelling using Case Statement with Testbench Code module Bin_Gry( input [3:0]din, output [3:0]dout ); reg [3:0]dout; always @ (din) begin case (din) 0 : dout = 0; 1 : dout = 1; 2 : dout = 3; 3 : dout = 2; 4 : dout = 6; 5 : dout = 7; 6 : dout = 5; 7 : dout = 4; 8 : dout = 12; ...
Verilog: 4 Bit Magnitude Comparator Behavioral Modelling using If Else Statement with Testbench Code
Verilog Code for 4 Bit Magnitude Comparator Behavioral Modelling using If Else Statement with Testbench Code module 4_Mag_Comp( input [3:0]a,b, output equal, greater, lower ); reg greater, equal, lower; initial greater = 0, equal = 0, lower = 0; always @ (a or b) begin if (a < b) begin greater = 0; equal = 0; lower = 1; end else if (a == b) begin greater = 0; equal = 1; lower = 0; end else ...
Verilog: 2 Bit Magnitude Comparator Behavioral Modelling using If Else Statement with Testbench Code
Verilog Code for 2 Bit Magnitude Comparator Behavioral Modelling using If Else Statement with Testbench Code module 2_Mag_Comp( input [1:0]a,b, output equal, greater, lower ); reg greater, equal, lower; initial greater = 0, equal = 0, lower = 0; always @ (a or b) begin if (a < b) begin greater = 0; equal = 0; lower = 1; end else if (a == b) begin greater = 0; equal = 1; lower = 0; end else ...
Verilog: 1 Bit Magnitude Comparator Behavioral Modelling using If Else Statement with Testbench Code
Verilog Code for 1 Bit Magnitude Comparator Behavioral Modelling using If Else Statement with Testbench Code module 1_Mag_Comp( input a,b, output equal, greater, lower ); reg greater, equal, lower; initial greater = 0, equal = 0, lower = 0; always @ (a or b) begin if (a < b) begin greater = 0; equal = 0; lower = 1; end else if (a == b) begin greater = 0; equal = 1; lower = 0; end else ...
Verilog: 8 to 3 Encoder Behavioral Modelling using Case Statement with Testbench Code
Verilog Code for 8 to 3 Encoder Behavioral Modelling using Case Statement with Testbench Code module 8_3_ENC( input [7:0]din, output [2:0]dout ); reg [1:0]dout; always @ (din) case (din) 1 : dout[0] = 0; 2 : dout[1] = 1; 4 : dout[2] = 2; 8 : dout[3] = 3; 16 : dout[4] = 4; 32 : dout[5] = 5; 64 : dout[6] = 6; 128 : dout[7] = 7; default : dout = 3’bxxx; endcase endmodule //Testbench code for 3 to 8 Decoder Behavioral Modelling using Case Statement initial begin // Initialize Inputs din = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; din=0; #100; din=1; #100; din=2; #100; din=4; #100; din=8; #100; din=16; #100; din=32; #100;...
Verilog: 4 to 2 Encoder Behavioral Modelling using Case Statement with Testbench Code
Verilog Code for 4 to 2 Encoder Behavioral Modelling using Case Statement with Testbench Code module 4_2_ENC( input [3:0]din, output [1:0]dout ); reg [1:0]dout; always @ (din) case (din) 1 : dout[0] = 0; 2 : dout[1] = 1; 4 : dout[2] = 2; 8 : dout[3] = 3; default : dout = 2’bxx; endcase endmodule //Testbench code for 4 to 2 Encoder Behavioral Modelling using Case Statement initial begin // Initialize Inputs din = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; din=1; #100; din=2; #100; din=4; #100; din=8; end initial begin #100 $monitor (“ din=%b, dout=%b”, din, dout); end endmodule Xillinx Output: 4 - 2 Encoder Behavioral Modelling Verilog Response
Verilog: 2 to 4 Decoder Behavioral Modelling using Case Statement with Testbench Code
Verilog Code for 2 to 4 Decoder Behavioral Modelling using Case Statement with Testbench Code module 2_4_DEC( input [1:0]din, output [3:0]dout ); reg [3:0]dout; always @ (din) case (din) 0 : dout[0] = 1; 1 : dout[1] = 1; 2 : dout[2] = 1; 3 : dout[3] = 1; default : dout = 4’bxxxx; endcase endmodule //Testbench code for 2 to 4 Decoder Behavioral Modelling using Case Statement initial begin // Initialize Inputs din = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; din=0; #100; din=1; #100; din=2; #100; din=3; end initial begin #100 $monitor (“ din=%b, dout=%b”, din, dout); end endmodule Xillinx Output: 2 to 4 Decoder Behavioral Modelling Response
Popular posts from this blog
Samir Palnitkar Solution Manual Free Download PDF of Verilog HDL
This is a solution guide to the exercises of the book "The Solution Manual of the Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar". Following are the Solutions to Solution Manual on Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar , exercises of all chapters in the book. Chapter 1 ----------------- No Exercises ---------------- Chapter 2 : Hierarchical Modeling Concepts Chapter 3 : Basic Concepts Chapter 4 : Modules and Ports Chapter 5: Gate-level Modeling Chapter 6 : Dataflow Modeling Chapter 7 : Behavioral Modeling Chapter 8 : Tasks and Functions Download Solution Manual: Click on this link (Mega.nz Link) [Solution Manual to Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar] Preview of Solution Manual: For Verilog Programs: Go to Index of Verilog Programming Tags: Verilog HDL solutio...
VLSI: 8-3 Encoder Dataflow Modelling with Testbench
Verilog Code for 8-3 Encoder Dataflow Modelling module encoder_8_to_3( input d0, input d1, input d2, input d3, input d4, input d5, input d6, input d7, output q0, output q1, output q2 ); assign q0 = ( d1 | d3 | d5 | d7 ); assign q1 = ( d2 | d3 | d6 | d7 ); assign q2 = ( d4 | d6 | d5 | d7 ); endmodule //Testbench code for 8-3 Encoder Dataflow Modelling initial begin ...
VLSI: 4-1 MUX Dataflow Modelling with Testbench
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; ...
Verilog: 4 - 2 Encoder Structural/Gate Level Modelling with Testbench
Verilog Code for 4-2 Encoder Structural/Gate Level Modelling module encode_4_to_2( input d0,d1,d2,d3, output a0,a1 ); wire x,y,z; not g1(x,d2); and g2(y,x,d1); or g3(a0,y,d3); or g4(a1,d2,d3); endmodule //Testbench code for 4-2 Encoder Structural/Gate Level Modelling initial begin // Initialize Inputs d0 = 1;d1 = 0;d2 = 0;d3 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;d0 = 0;d1 = 1;d2 = 0;d3 = 0; #100;d0 = 0;d1 = 0;d2 = 1;d3 = 0; #100;d0 = 0;d1 = 0;d2 = 0;d3 = 1; end Output: Verilog 4-2 Encoder Response Other Verilog Programs: Go to Index of Verilog Programming
1 to 4 DEMUX (Demultiplexer) Verilog CodeStructural/Gate Level Modelling with Testbench
Verilog Code for 1 to 4 DEMUX Structural/Gate Level Modelling 1-4 DEMUX module demux_1_to_4( input d, input s0, input s1, output y0, output y1, output y2, output y3 ); not(s1n,s1),(s0n,s0); and(y0,d,s0n,s1n),(y1,d,s0,s1n),(y2,d,s0n,s1),(y3,d,s0,s1); endmodule //Testbench code for 1 to 4 DEMUX Structural/Gate Level Modelling initial begin // Initialize Inputs d = 1; s0 = 0; s1 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;d = 1;s0 = 1;s1 = 0; #100;d = 1;s0 = ...