Posts
Verilog: 2 - 4 Decoder Structural/Gate Level Modelling with Testbench
Verilog Code for 2-4 Decoder Structural/Gate Level Modelling 2-4 Line Decoder module decoder_2_to_4( input a0, input a1, output d0, output d1, output d2, output d3 ); not (an0,a0),(an1,a1); and (d0,an0,an1),(d1,a0,an1),(d2,an0,a1),(d3,a0,a1); endmodule //Testbench code for 2-4 Decoder Structural/Gate Level Modelling initial begin // Initialize Inputs a0 = 0;a1 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a0=1;a1=0; #100; a0=0;a1=1; #100; a0=1;a1=1; end Output: Verilog 2-4 Decoder Response Other Verilog Programs: Go to Index of Verilog Prog...
VLSI: 8-1 MUX Structural/Gate Level Modelling with Testbench
Verilog Code for 8-1 MUX Structural/Gate Level Modelling 8-1 MUX module mux_8to1( input a, input b, input c, input d0, input d1, input d2, input d3, input d4, input d5, input d6, input d7, output out, wire an,bn,cn,t1,t2,t3,t4,t5,t6,t7,t8 ); not(an,a),(bn,b),(cn,c); and(t1,an,bn,cn,d0),(t2,an,bn,c,d1),(t3,an,b,cn,d2),(t4,an,b,c,d3),(t5,a,bn,cn,d4),(t6,a,bn,c,d5),(t7,a,b,cn,d6),(t8,a,b,c,d7); not(out,t1,t2,t3,t4,t5,t6,t7,t8); endmodule //Testbench code for 8-1 MUX Structural/Gate Level Modelling initial begin // Initialize I...
VLSI: 4-1 MUX Structural/Gate Level Modelling with Testbench
Verilog Code for 4-1 MUX Structural/Gate Level Modelling 4-1 MUX module m41(out, a, b, c, d, s0, s1); output out; input a, b, c, d, s0, s1; wire sobar, s1bar, T1, T2, T3, T4; not (s0bar, s0), (s1bar, s1); and (T1, a, s0bar, s1bar), (T2, b, s0bar, s1),(T3, c, s0, s1bar), (T4, d, s0, s1); or(out, T1, T2, T3, T4); endmodule //Testbench code for 4-1 MUX Structural/Gate Level Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; s0=0;s1=1;a=0;b=1;c=0;d=0; #100; s0=1;s1=0;a=0;b=0;c=1;d=0; #100; s0=1;s1=1;a=0;b=0;c=0;d=1; end Output: Other Verilog Programs: Go to Index of Verilog Programming
VLSI: 1 Bit Magnitude Comparator Structural/Gate Level Modelling with Testbench
Verilog Code for 1 Bit Comparator Structural/Gate Level Modelling module comparator_1_bit( input x, input y, output a, //x>y output b, //x=y output c //x<y ); not (xn,x),(yn,y); and (a,x,yn),(c,xn,y); nor (b,a,c); endmodule //Testbench code for 1 Bit Comparator Structural/Gate Level Modelling initial begin // Initialize Inputs x = 0;y = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; x=0;y=1; #100; x=1;y=0; #100; x=1;y=1; end Magnitude Comparator Output: Verilog 1 Bit Magnitude Comparator Response Other Verilog Programs: Go to Index of Verilog Programming
Verilog: OR gate Structural/Gate Level Modelling with Testbench
Verilog Code for OR gate Structural/Gate Level Modelling module ORgate( input a, input b, output c ); or(c,a,b); endmodule //Testbench code for OR gate Structural/Gate Level Modelling initial begin // Initialize Inputs a = 0;b = 0; // Wait 100 ns for global reset to finish #100 a = 0; b = 1; #100 a = 1; b = 0; #100 a = 1; b = 1; end Output: RTL Schemati...
Verilog: NOT gate Structural/Gate Level Modelling with Testbench
Verilog Code for NOT gate Structural/Gate Level Modelling module NOTgate( input a, output c ); not (c,a); endmodule //Testbench code for NOT gate Structural/Gate Level Modelling initial begin // Initialize Inputs a = 0; // Wait 100 ns for global reset to finish #100 a = 0; #100 a = 1; end Output: RTL Schematic: Not Gate Verilog
Verilog: XOR gate Structural/Gate Level Modelling with Testbench
Verilog Code for XOR gate Structural/Gate Level Modelling module XORgate( input a, input b, output c ); xor (c,a,b); endmodule //Testbench code for XOR gate Structural/Gate Level Modelling initial begin // Initialize Inputs a = 0;b = 0; // Wait 100 ns for global reset to finish #100 a = 0; b = 1; #100 a = 1; b = 0; #100 a = 1; b = 1; end...
Popular posts from this blog
Samir Palnitkar Solution Manual Free Download PDF of Verilog HDL
This is a solution guide to the exercises of the book "The Solution Manual of the Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar". Following are the Solutions to Solution Manual on Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar , exercises of all chapters in the book. Chapter 1 ----------------- No Exercises ---------------- Chapter 2 : Hierarchical Modeling Concepts Chapter 3 : Basic Concepts Chapter 4 : Modules and Ports Chapter 5: Gate-level Modeling Chapter 6 : Dataflow Modeling Chapter 7 : Behavioral Modeling Chapter 8 : Tasks and Functions Download Solution Manual: Click on this link (Mega.nz Link) [Solution Manual to Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar] Preview of Solution Manual: For Verilog Programs: Go to Index of Verilog Programming Tags: Verilog HDL solutio...
VLSI: 4-1 MUX Dataflow Modelling with Testbench
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; ...
VLSI: 8-3 Encoder Dataflow Modelling with Testbench
Verilog Code for 8-3 Encoder Dataflow Modelling module encoder_8_to_3( input d0, input d1, input d2, input d3, input d4, input d5, input d6, input d7, output q0, output q1, output q2 ); assign q0 = ( d1 | d3 | d5 | d7 ); assign q1 = ( d2 | d3 | d6 | d7 ); assign q2 = ( d4 | d6 | d5 | d7 ); endmodule //Testbench code for 8-3 Encoder Dataflow Modelling initial begin ...
VLSI: 3-8 Decoder Dataflow Modelling with Testbench
Verilog Code for 3-8 Decoder Dataflow Modelling module decoder3_to_8( input x, input y, input z, output d0, output d1, output d2, output d3, output d4, output d5, output d6, output d7 ); assign d0 = xn & yn & zn; assign d1 = xn & yn & z; assign d2 = xn & y & zn; assign d3 = xn & y & z; assign d4 = x & yn & z; assign d5 = x & yn & z; assign d6 = x & y & zn; assign d7 = x & y & z; assign xn = ~ x; assign yn = ~ y; assign zn = ~ z; endmodule //Testbench code for 3-8 Decoder Dataflow Modelling ...
Verilog: 4 to 1 Multiplexer Behavioral Modelling with Testbench Code
Verilog Code 4-1 Multiplexer Behavioral Modelling using Case Statement module Mux_4to1 ( input [3:0] i, input s1, s0, output out ); always @(i or s1 or s0) case({s1, s0}) 0 : out = i[0]; 1 : out = i[1]; 2 : out = i[2]; 3 : out = i[3]; default : out = 1’bx; endcase endmodule // test-bench initial begin i=1'b1010; s1=0; s0=0; #100; //wait 100ns for global reset to finish //add stimulus here #100 s1 = 0; s0= 1; #100 s1 = 1; s0= 0; #100 s1 = 1; s0= 1; end