Posts

Verilog: 2 to 1 Multiplexer (2-1 MUX) Dataflow Modelling with Testbench Code

-
Image
  Verilog Code for 2 to 1 Multiplexer Dataflow Modelling module two_to_1_mux(      output Y,      input D0, D1, S,      wire T1, T2, Sbar );      assign T1 = D1 & S;      assign   T2 = D0 & Sbar;      assign Sbar = ~ S;      assign Y = T1 | T2; endmodule //Testbench code for 2-1 MUX (Multiplexer) Dataflow Modelling initial  begin // Initialize Inputs      S = 0; D0 = 0; D1 = 0; // Wait 100 ns for global reset to finish      #100; // Add stimulus here      #100; S = 0;D0 = 0;D1 = 1;      #100; S = 0;D0 = 1;D1 = 0;      #100; S = 0;D0 = 1;D1 = 1;      #100; S = 1;D0 = 0;D1 = 0;      #100; S = 1;D0 = 0;D1 = 1;      #100; S = 1;D0 = 1;D1 = 0;      #100; S = 1;D0 = 1;D1 = 1; ...
Post a Comment
Read more

Verilog: 4 Bit Full Adder with Carry Select Dataflow Modelling with Testbench Code

-
  Verilog Code for 4 Bit Full Adder with Carry Select Dataflow Modelling: module FACS(       input [3:0]x,cin,       input [3:0]y,            output [3:0]s,       output cout,  );  //for carry '0'       fa f0(a0,c0,0,x[0],y[0]);       fa f1(a1,c1,c0,x[1],y[1]);       fa f2(a2,c2,c1,x[2],y[2]);       fa f3(a3,c3,c2,x[3],y[3]);  //for carry '1'       fa f4(a4,c4,1,x[0],y[0]);       fa f5(a5,c5,c4,x[1],y[1]);       fa f6(a6,c6,c5,x[2],y[2]);       fa f7(a7,c7,c6,x[3],y[3]);  //two:one MUX      mux m0(s[0],cin,a0,a4);       mux m1(s[1],cin,a1,a5);       mux m2(s[2],cin,a2,a6);       mux m3(s[3],cin,a3,a7);       mux m4(c...
Post a Comment
Read more

Popular posts from this blog

Verilog: 8 to 1 Multiplexer (8-1 MUX) Dataflow Modelling with Testbench Code

-
Image
  Verilog Code for 8 to 1 Multiplexer Dataflow Modelling module mux_8to1(     input a, input b, input c, input D0, input D1, input D2, input D3, input D4, input D5, input D6, input D7, output out, ); module m81( output out, input D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2); assign S1bar=~S1; assign S0bar=~S0; assign S2bar=~S2; assign out = (D0 & S2bar & S1bar & S0bar) | (D1 & S2bar & S1bar & S0) | (D2 & S2bar & S1 & S0bar) + (D3 & S2bar & S1 & S0) + (D4 & S2 & S1bar & S0bar) + (D5 & S2 & S1bar & S0) + (D6 & S2 & S1 & S0bar) + (D7 & S2 & S1 & S0); endmodule //Testbench code for 8-1 MUX Dataflow Modelling initial begin // Initialize Inputs a= 0;b = 0;c = 0;D0 = 1;D1 = 0;D2 = 0;D3 = 0;D4 = 0;D5 = 0;D6 = 0;D7 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a = 0;b = 0;c = 1;d0 = ...
Read more

VLSI: 1-4 DEMUX (Demultiplexer) Dataflow Modelling with Testbench

-
Image
Verilog Code for 1-4 DEMUX Dataflow Modelling module demux_1_to_4(     input d,     input s0,     input s1,     output y0,     output y1,     output y2,     output y3     ); assign s1n = ~ s1; assign s0n = ~ s0; assign y0 = d& s0n & s1n; assign y1 = d & s0 & s1n; assign y2 = d & s0n & s1; assign y3 = d & s0 & s1; endmodule //Testbench code for 1-4 DEMUX Dataflow Modelling initial begin                              // Initialize Inputs ...
Read more

Full Subtractor Verilog Code in Structural/Gate Level Modelling with Testbench

-
Image
Verilog Code for Full Subtractor Structural/Gate Level Modelling module  full_sub(borrow,diff,a,b,c); output  borrow,diff; input  a,b,c; wire w1,w4,w5,w6; xor (diff,a,b,c); not n1(w1,a); and a1(w4,w1,b); and a2(w5,w1,c); and a3(w6,b,c); or o1(borrow,w4,w5,w6); endmodule //Testbench code for Full Subtractor Structural/Gate Level Modelling initial  begin // Initialize Inputs a = 0; b = 0; c = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a = 0;b = 0;c = 1; #100; a = 0;b = 1;c = 0; #100; a = 0;b = 1;c = 1; #100; a = 1;b = 0;c = 0; #100; a = 1;b = 0;c = 1; #100; a = 1;b = 1;c = 0; #100; a = 1;b = 1;c = 1; end Output: RTL Schematic: Full Subtractor Verilog Other Verilog Programs: Go to Index of  Verilog Programming
Read more

VLSI: Half Subtractor and Full Subtractor Gate Level Modelling

-
Image
Half Subtractor: Verilog Module Code: module half_subtractor (      input  a,      input  b,      output  diff       output  borr ); wire x; xor (diff,a,b); not (x,a); and (borr,x,b); endmodule Full Subtractor: Verilog Module Code: module full_subtractor (      input  a,      input  b,      input  c,      output  diff       output  borr ); wire x,n2,z,n1; xor s1(x,a,b); not s3(n2,x); not s4(n1,c); and s5(y,n1,b); xor s2(diff,a,x); and s6(z,n2,a); or (borr,y,z); endmodule
Read more

VLSI: BCD to Excess 3 and Excess 3 to BCD Dataflow Modelling

-
Image
module bcd_ex3_Dataflow(     input a,     input b,     input c,     input d,     output w,     output x,     output y,     output z     ); assign w = (a | (b & c) | (b & d)); assign x = (((~b) & c) | ((~b) & d) | (b & (~c) & (~d))); assign y = ((c & d) | ((~c) & (~d))); assign z = ~d; endmodule Excess 3 to BCD: module ex3_to_bcd(     input w,     input x,     input y,     input z,     output a,     output b,     output c,     output d     ); assign a = ((w & x) | (w & y & z)); assign b = (((~x) & (~y)) | ((~x) & (~z)) | (x & y & z)); assign c = (((~y) & z) | (y & (~z))); assign d = ~z; endmodule
Read more