Latest Post
C Program for Level Sketch
- Get link
- X
- Other Apps
C Level Sketch:
#include<stdio.h>
#include<conio.h>
#include<math.h>
int main()
{
float th,ov, HH,H,L,LL,lowTap,UpTap,CC,HH1,H1,L1,LL1,HHper,Hper,Lper,LLper,BtTap;
char ch;
do
{
printf("\nEnter Tank Height in mm:");
scanf("%f",&th);
printf("\nHeight of HH:");
scanf("%f",&HH);
printf("\nHeight of H:");
scanf("%f",&H);
printf("\nHeight of L:");
scanf("%f",&L);
printf("\nHeight of LL:");
scanf("%f",&LL);
printf("\nEnter Height of Overflow Nozzle (if required):");
scanf("%f",&ov);
if (ov != 0)
{
th = ov;
}
else
{
th = th;
}
printf("Height Valid: %.2f",th);
HHper = (HH * 100)/th;
Hper = (H * 100)/th;
Lper = (L * 100)/th;
LLper = (LL * 100)/th;
if (HHper < 90 && LLper > 10)
{
printf("\nAlarm Positions are Valid.");
}
else
{
printf("\nChange Alarm Positions.");
}
printf("\nEstimate Lower Tapping Height:");
scanf("%f",&lowTap);
printf("\nEstimate Upper Tapping Height:");
scanf("%f",&UpTap);
printf("\nEstimate Bottom Pipe(Enter zero if not required):");
scanf("%f",&BtTap);
if (BtTap == 0)
{
CC = UpTap - lowTap;
HH1 = HH - lowTap;
H1 = H - lowTap;
L1 = L - lowTap;
LL1 = LL - lowTap;
}
else
{
CC = UpTap + BtTap;
HH1 = HH + BtTap;
H1 = H + BtTap;
L1 = L + BtTap;
LL1 = LL + BtTap;
}
printf("\n C-C Distance is %f",CC);
HHper = (HH1 * 100)/CC;
Hper = (H1 * 100)/CC;
Lper = (L1 * 100)/CC;
LLper = (LL1 * 100)/CC;
printf("\nHH percentage: %.2f",HHper);
printf("\nH percentage: %.2f",Hper);
printf("\nL percentage: %.2f",Lper);
printf("\nLL percentage: %.2f",LLper);
if (HHper < 90 && LLper > 10)
{
printf("\nTapping Positions are Valid.");
}
else
{
printf("\nChange Tapping Positions.");
}
printf ("\n\nDo you want to repeat the operation Y/N: ");
scanf (" %c", &ch);
}
while (ch == 'y' || ch == 'Y');
return 0;
}
- Get link
- X
- Other Apps
Popular posts from this blog
Samir Palnitkar Solution Manual Free Download PDF of Verilog HDL
This is a solution guide to the exercises of the book "The Solution Manual of the Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar". Following are the Solutions to Solution Manual on Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar , exercises of all chapters in the book. Chapter 1 ----------------- No Exercises ---------------- Chapter 2 : Hierarchical Modeling Concepts Chapter 3 : Basic Concepts Chapter 4 : Modules and Ports Chapter 5: Gate-level Modeling Chapter 6 : Dataflow Modeling Chapter 7 : Behavioral Modeling Chapter 8 : Tasks and Functions Download Solution Manual: Click on this link (Mega.nz Link) [Solution Manual to Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar] Preview of Solution Manual: For Verilog Programs: Go to Index of Verilog Programming Tags: Verilog HDL solutio...
VLSI: 8-3 Encoder Dataflow Modelling with Testbench
Verilog Code for 8-3 Encoder Dataflow Modelling module encoder_8_to_3( input d0, input d1, input d2, input d3, input d4, input d5, input d6, input d7, output q0, output q1, output q2 ); assign q0 = ( d1 | d3 | d5 | d7 ); assign q1 = ( d2 | d3 | d6 | d7 ); assign q2 = ( d4 | d6 | d5 | d7 ); endmodule //Testbench code for 8-3 Encoder Dataflow Modelling initial begin ...
VLSI: 4-1 MUX Dataflow Modelling with Testbench
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; ...
Verilog: 4 - 2 Encoder Structural/Gate Level Modelling with Testbench
Verilog Code for 4-2 Encoder Structural/Gate Level Modelling module encode_4_to_2( input d0,d1,d2,d3, output a0,a1 ); wire x,y,z; not g1(x,d2); and g2(y,x,d1); or g3(a0,y,d3); or g4(a1,d2,d3); endmodule //Testbench code for 4-2 Encoder Structural/Gate Level Modelling initial begin // Initialize Inputs d0 = 1;d1 = 0;d2 = 0;d3 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;d0 = 0;d1 = 1;d2 = 0;d3 = 0; #100;d0 = 0;d1 = 0;d2 = 1;d3 = 0; #100;d0 = 0;d1 = 0;d2 = 0;d3 = 1; end Output: Verilog 4-2 Encoder Response Other Verilog Programs: Go to Index of Verilog Programming
Verilog: 4 Bit Full Adder Behavioral Modelling with Testbench Code
Verilog Code for 4 Bit Full Adder Behavioral Modelling with Testbench Code module 4_bit_Add( input [3:0]a,b, input cin, output [3:0]sum, output cout ); reg [3:0]sum; reg cout; always @ (a or b or cin) assign {cout,sum}= a + b + cin; endmodule //Testbench code for 4 Bit Full Adder Behavioral Modelling initial begin // Initialize Inputs a = 0; b = 0; cin = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100 a=4; b=9; cin=1; #100 a=15; b=5; cin=1; #100 a=7; b=5; cin=0; #100 a=6; b=10; cin=1; end initial begin #100 $monitor (“ a = %b, b = %b, cin = %b, sum = %b, cout = %b”, a, b, cin, sum, cout); end endmodule Xillinx Output: 4 Bit Full Adder Behavioral Modelling Response Also See: List of Verilog Programs
Comments
Post a Comment