Inkarnate - Fantasy Map Maker
Inkarnate Maps
Inkarnate is a fantasy map making online tool, used to make DnD (Dragons and Dungeons) maps, Battle maps, fantasy World maps for games and novels. Inkarnate is easy to use and with lots of features. Inkarnate has free as well as pro services. For professional map makers I would suggest to use its pro services which has 5$ for a month and 25$ for a year plans. Free services is majorly for hobbyists who want to try till cool map making tool. Although you can make attractive maps using free Inkarnate account, pro services fives you more assets, better resolution of maps (upto 4K), and many other features.
Below I have uploaded some fantasy maps made by me,
Village [Settlement Map]:
Gamora [Settlement Map]:
Map Making Tips for Inkarnate:
1. Jagged coastlines - If your coastline is just a straight line, it will look artificially made. Natural coastlines have curves and jagged edges and little islands or rocks next to them as a result of erosion by waves.
2. Rivers - A lot of people forget that rivers flow from higher elevation to lower elevation and that they meander as they become slower. Again, a straight line won't do (that's not a river, that's a canal) and never have river diverge into two separate rivers. Rivers don't do that - they converge into a bigger river.
3. Areas with different climates - If you want to have a desert or arctic area next to your grasslands/plains area, you need to separate it somehow. The easiest thing to is put in a mountain range which can act as a barrier between them.
4. Underwater Objects - You can create underwater objects by using opacity features of Inkarnate (only available in pro version).
Outpost 1 [Battlemap]:
Outpost 3 [Battlemap]:
Link to Inkarnate: https://inkarnate.com/
Inkarnate Tutorials:
Also See:
Popular posts from this blog
VLSI: 1-4 DEMUX (Demultiplexer) Dataflow Modelling with Testbench
Verilog Code for 1-4 DEMUX Dataflow Modelling module demux_1_to_4( input d, input s0, input s1, output y0, output y1, output y2, output y3 ); assign s1n = ~ s1; assign s0n = ~ s0; assign y0 = d& s0n & s1n; assign y1 = d & s0 & s1n; assign y2 = d & s0n & s1; assign y3 = d & s0 & s1; endmodule //Testbench code for 1-4 DEMUX Dataflow Modelling initial begin // Initialize Inputs ...
VLSI: 4-1 MUX Dataflow Modelling with Testbench
Verilog Code for 4-1 MUX Dataflow Modelling module m41(out, i0, i1, i2, i3, s0, s1); output out; input i0, i1, i2, i3, s0, s1; assign y0 = (i0 & (~s0) & (~s1)); assign y1 = (i1 & (~s0) & s1); assign y2 = (i2 & s0 & (~s1)); assign y3 = (i3 & s0 & s1); assign out = (y0 | y1 | y2 | y3); endmodule //Testbench code for 4-1 MUX Dataflow Modelling initial begin // Initialize Inputs a = 1;b = 0;c = 0;d = 0;s0 = 0;s1 = 0; ...
Verilog: 4 Bit Counter Behavioral Modelling using If Else Statement
Verilog Code for 4 Bit Counter Behavioral Modelling using If Else Statement module 4_bit_Count( input clock, reset, output [3:0]dout ); reg [3:0]dout; initial dout = 0; always @ (posedge (clock)) begin if (reset) dout <= 0; else dout <= dout + 1; end endmodule Xillinx Output: 4 Bit Counter Behavioral Modelling Response Also See: List of Verilog Programs
Verilog: 4 to 1 Multiplexer Behavioral Modelling with Testbench Code
Verilog Code 4-1 Multiplexer Behavioral Modelling using Case Statement module Mux_4to1 ( input [3:0] i, input s1, s0, output out ); always @(i or s1 or s0) case({s1, s0}) 0 : out = i[0]; 1 : out = i[1]; 2 : out = i[2]; 3 : out = i[3]; default : out = 1’bx; endcase endmodule // test-bench initial begin i=1'b1010; s1=0; s0=0; #100; //wait 100ns for global reset to finish //add stimulus here #100 s1 = 0; s0= 1; #100 s1 = 1; s0= 0; #100 s1 = 1; s0= 1; end
VLSI: 3-8 Decoder Dataflow Modelling with Testbench
Verilog Code for 3-8 Decoder Dataflow Modelling module decoder3_to_8( input x, input y, input z, output d0, output d1, output d2, output d3, output d4, output d5, output d6, output d7 ); assign d0 = xn & yn & zn; assign d1 = xn & yn & z; assign d2 = xn & y & zn; assign d3 = xn & y & z; assign d4 = x & yn & z; assign d5 = x & yn & z; assign d6 = x & y & zn; assign d7 = x & y & z; assign xn = ~ x; assign yn = ~ y; assign zn = ~ z; endmodule //Testbench code for 3-8 Decoder Dataflow Modelling ...
Comments
Post a Comment