Optimization Techniques
Optimization Techniques For Engineers:
There are different optimization techniques
available for finding maximum and minimum optimal solutions. Eg: Getting
Maximum efficiency at Minimum cost. this blog contains C codes for different optimization
techniques and its algorithms. You can download codes of different optimization
techniques and see the results/output as follows.
Different Optimizations Techniques are:
1. Exhaustive
Search Method
Output:
 |
| Exhaustive Search |
2. Bound Phase Method Algorithm:
Output:
 |
| Bound Phase Method |
3. Interval Halving Method:
Output:
 |
| Interval Halving Method |
4. Newton Raphson Method:
Output:
 |
| Newton Raphson |
5. Bisection Method:
Output:
 |
| Bisection Method |
6. Secant Method:
Output:
 |
| Secant Method |
Popular posts from this blog
VLSI: 1-4 DEMUX (Demultiplexer) Dataflow Modelling with Testbench
Verilog Code for 1-4 DEMUX Dataflow Modelling module demux_1_to_4( input d, input s0, input s1, output y0, output y1, output y2, output y3 ); assign s1n = ~ s1; assign s0n = ~ s0; assign y0 = d& s0n & s1n; assign y1 = d & s0 & s1n; assign y2 = d & s0n & s1; assign y3 = d & s0 & s1; endmodule //Testbench code for 1-4 DEMUX Dataflow Modelling initial begin // Initialize Inputs d = 1; s0 = 0; s1 = 0; // Wait 100 ns for global reset to finish #100;
VLSI: Half Subtractor and Full Subtractor Gate Level Modelling
Half Subtractor: Verilog Module Code: module half_subtractor ( input a, input b, output diff output borr ); wire x; xor (diff,a,b); not (x,a); and (borr,x,b); endmodule Full Subtractor: Verilog Module Code: module full_subtractor ( input a, input b, input c, output diff output borr ); wire x,n2,z,n1; xor s1(x,a,b); not s3(n2,x); not s4(n1,c); and s5(y,n1,b); xor s2(diff,a,x); and s6(z,n2,a); or (borr,y,z); endmodule
Full Subtractor Verilog Code in Structural/Gate Level Modelling with Testbench
Verilog Code for Full Subtractor Structural/Gate Level Modelling module full_sub(borrow,diff,a,b,c); output borrow,diff; input a,b,c; wire w1,w4,w5,w6; xor (diff,a,b,c); not n1(w1,a); and a1(w4,w1,b); and a2(w5,w1,c); and a3(w6,b,c); or o1(borrow,w4,w5,w6); endmodule //Testbench code for Full Subtractor Structural/Gate Level Modelling initial begin // Initialize Inputs a = 0; b = 0; c = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100; a = 0;b = 0;c = 1; #100; a = 0;b = 1;c = 0; #100; a = 0;b = 1;c = 1; #100; a = 1;b = 0;c = 0; #100; a = 1;b = 0;c = 1; #100; a = 1;b = 1;c = 0; #100; a = 1;b = 1;c = 1; end Output: RTL Schematic: Full Subtractor Verilog Other Verilog Programs: Go to Index of Verilog Programming
1 to 4 DEMUX (Demultiplexer) Verilog CodeStructural/Gate Level Modelling with Testbench
Verilog Code for 1 to 4 DEMUX Structural/Gate Level Modelling 1-4 DEMUX module demux_1_to_4( input d, input s0, input s1, output y0, output y1, output y2, output y3 ); not(s1n,s1),(s0n,s0); and(y0,d,s0n,s1n),(y1,d,s0,s1n),(y2,d,s0n,s1),(y3,d,s0,s1); endmodule //Testbench code for 1 to 4 DEMUX Structural/Gate Level Modelling initial begin // Initialize Inputs d = 1; s0 = 0; s1 = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;d = 1;s0 = 1;s1 = 0; #100;d = 1;s0 = 0;s1 = 1; #100;d = 1;s0 = 1;s1 = 1; end Output: Verilog 1-4 DEMUX Verilog Code Response Other Verilog Programs: Go to Index of Verilog Programming
VLSI: 3-8 Decoder Structural/Gate Level Modelling with Testbench
Verilog Code for 3-8 Decoder Structural/Gate Level Modelling 3-8 Line Decoder module decoder3_to_8( input x, input y, input z, output d0, output d1, output d2, output d3, output d4, output d5, output d6, output d7 ); and (d0,xn,yn,zn),(d1,xn,yn,z),(d2,xn,y,zn),(d3,xn,y,z),(d4,x,yn,zn),(d5,x,yn,z),(d6,x,y,zn),(d7,x,y,z); not (xn,x),(yn,y),(zn,z); endmodule //Testbench code for 3-8 Decoder Structural/Gate Level Modelling initial begin // Initialize Inputs x = 0;y = 0;z = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #100;x = 0;y = 0;z = 1; #100;x = 0;y = 1;z = 0; #100;x = 0;y = 1;z = 1; #100;x = 1;y = 0;z = 0; #100;x = 1;y = 0;z = 1; #100;x = 1;y = 1;z = 0; #100;x = 1;y = 1;z = 1; end Output: Verilog 3-8 Decoder Response Other Verilog Programs: Go to Index of Verilog Programming
Comments
Post a Comment